In this paper an embedded web module based on SOPC is designed to solve the problem that some intelligent instruments cannot access to the Internet at present. The design of the module was implemented at Cyclone II series chip EP2C35 based on SOPC technology. The soft-core processor Nios II and other peripheral interfaces required by the module were custom-built in SOPC Builder. The transplantation of modified UC/OS-II kernel and the light weight TCP/IP protocol LWIP was implemented in Nios II IDE. Experimental results show that, the web module works more efficiently. This design firstly adopts modified UC/OS-II kernel, which can deal with more tasks. So it is very flexible and can be applied to many occasions.
Introduction
With the rapid development of network technology, the Internet has become a very wide coverage, powerful and complete communication protocol. In recent years, the promotion of the internet of things, extending and expanding the use of the Internet, makes smart home system really be popular. However, there are still a lot of home instruments which do not have interface for the Internet and can only operate independently or take other ways of communication. So their application is greatly restricted.
It has become a new implementation method to make home instruments access to the Internet by using SOPC (System on a Programmable Chip) technology [1] . SOPC is such a technology that makes the whole system integrated to a single silicon chip based on programmable technology for embedded systems research and electronic information processing, with flexible design methods which are cuttable, expandable, upgradeable, and programmable for hardware and software system. So it is increasingly being used in electronic system design.
A detailed implementation method of the embedded web module between the Internet and other communication interfaces adopting SOPC technology is presented in this paper.
Hardware design
Embedded web module can realize communication during the Internet and other instruments interfaces. The system includes Internet interface and others (such as USB, RS232, GPIB, UART, etc.) and can process the transmitted information. The system framework of embedded web module is shown in Figure 1 . SOPC Builder in Quartus II is used for the hardware design of the system. The whole system integrated hardware and software can easily be customized in the graphical interface, which can greatly improve the efficiency of design. Altera's 32-bit RSIC processor is selected as the heart of the whole system. And there are three kinds of product in Nios II series, which are Nios II/f (fast) the highest performance, medium FPGA usage; Nios II/s (standard) high performance, low FPGA usage; Nios II/e (economy) low performance, the lowest FPGA usage [2] . These three kinds of product can provide The basic structure units of 32-bit processor, which are 32-bit instruction size, 32-bit data and address paths, 32-bit general purpose registers and 32 external interrupt sources, are available for the three kinds of product; and they also use the same instruction set architecture (ISA) with 100% binary code-compatible. The Nios II/f is used as the CPU of the system for information processing and converting during TCP/IP protocol and other protocols, which costs 1400 to 1800 logic cells. The best performance of Nios II can be up to 101DMIPS, when the clock frequency reaches to 100MHZ.
EPCS16 chip is adopted for the data configuration, of FPGA. The data can be sent to the FPGA after a simple handshake operation. And the HY29LV160 is used for Flash memory in this design, and its head address should be set to the reset address of the Nios II processor. Flash has a feature that the data does not disappear when the power is lost and can also build the file system to save the page.
There are many peripheral interfaces in smart home system, for example, the ISP1362 is a single-chip USB OTG integrated controller with advanced HC and DC; the MAX232 transceiver chip can be used for UART communication; and the DM9000A is a full integrated, powerful and cost-effective fast Ethernet MAC controller. All the interfaces to peripherals and memory are integrated in FPGA, so it can be upgraded and extended more easily. Nios II IDE integrated development platform is used for the software design. And the software design is the most onerous part of the overall design, mainly including improvement and transplantation of real-time kernel, LWIP transplantation and Implementation of CGI.
Software design

A. Improvement and transplantation of real-time kernel
Embedded operating system is one of the key components in the embedded system, and now there are many popular embedded operating systems [3] , such as Linux, Windows CE, UC/OS-II, VxWorks, etc. In order to run the TCP/IP protocol stack better and reduce the workload of transplantation, the improved real-time kernel UC/OS-II is selected in the design.
UC/OS-II is a portable real-time kernel with good stability and reliability that can be cut and fixed [4] . The paper selects the improved kernel scheduling algorithm is used for the design, which combines both of the advantages of task priority scheduling and time slice scheduling. Thus automatic management of the task Id can be implemented and the shortcoming of little amount of tasks in UC/OS-II can be effectively overcome.
In the new scheduling algorithm, a priority corresponds to more tasks, so a new structure OS_Prio (priority block) is needed and also a global priority block OSPrioFreeList that plays the similar role to OSTCBFreeList.
The new structure OS_Prio is mainly used to schedule the first layer to different priorities, which is mainly composed of the following members:
INT8U OSPrio: the priority of priority blocks; INT8U OSPrioStat: the status of priority blocks, if one of the tasks is in a ready state, then the priority block is set in place. Task control block OS_TCB has to do certain modifications, which adds three: INT8U TimeCt: the current task's time slice, which allocates according to the priority. Struct os_tcb * OSTCBN: point to the next task on the doubly linked list Struct os_tcb * OSTCBP: point to the previous task on the doubly linked list. When each task is created, the system will assign a time slice (TimeCt) for it. The size of the time slice should be associated with the constant array Dtime [prio], the higher the priority of TimeCt, the smaller the initial value.
After simplifying of the scheduling algorithms, the task scheduling flow chart can be obtained as shown in Figure 2 . New scheduling algorithm adopts hierarchical scheduling and combines the advantages of priority scheduling with SCBF algorithm, which effectively solves the deficiencies in the scheduling of UC/OS-II. Up to 64 different priorities and 4096 tasks can be supported by the system. And multiple tasks of the same priority can be supported by the new kernel which can effectively solve those problems such as priority inversion.
Only the improvement of the semaphore is mentioned in this paper, however, other communications (eg message box) have to do the appropriate changes in actual process.
The corresponding procedures to the processor in UC/OS-II are rewritten, such as os_cpu.h, os_cpu_c.c, etc. Then the transplantation will be completed by using Nios II IDE. Experimental results show that: the network transmission environment has been significantly improved by adopting the new kernel scheduling algorithm.
B. LWIP transplantation
LWIP is a kind of open source computer TCP / IP protocol stacks, which is developed by the Swiss Academy of Sciences [5] . It is dedicated to embedded systems, and can run with or without the operating system. LWIP protocol was designed for taking into account the problem of transplantation. And the work of transplantation is mainly to implement the embedded operating system and network device drivers on hardware. Thus the relevant parts to all the hardware and compilers are moved to the directory of /src/arch. The transplantation can be done by modifying directory files. In order to achieve the association of LWIP protocol with CPU and compiler, eight peripheral functions need to be defined: u16_t htons(u16_t n); u16_t ntons(u16_t n); u32_t htons(u32_t n); u32_t ntons(u32_t n); int_strlen(const char *str ); int strncmp(const char *strl, const char *str2, int len ); void bcopy(const void *src, void *dest, int len); void bzero(void *data, int n); The use of operating system simulated layer makes the transplantation of LWIP become simple. The layer uses system services such as unified messaging and process synchronization. It provides the interface between the LWIP and the underlying operating system. Operating system-related structures and functions are shown in Figure 3 . After LWIP Cropped properly, this design supports the following three basic tasks: (1) The main task used by protocol stack. Receive a new packet and request an interrupt, then IRQ will be cleared by interrupt service routines, and a new message will be sent to the mail box.
(2) The receiver task. When a new message arrives, the receiver task can be activated so that the time delay caused by the execution of interrupt service routines can be reduced as much as possible.
(3) The timer task. The timer function is used to distribute the time required for each task. Those tasks will run automatically after LWIP is initialized successfully. By using the Ping command, the PC and the network connection is verified on the development board. The result is shown in Figure 4 . 
C. Implementation of CGI
There are many ways to display the current state of the instrument dynamically on the web page, for example, a request of refreshing the web page of the browser can be sent to the network module per second. The web page will be refreshed and the data will be re-sent, once the request is received; or adopt URL (Uniform Resource Locator) to implement, but these methods are not standard protocols. The CGI (Common Gateway Interface) technology with dynamic interactive features is adopted here.
CGI program can be designed by using any language, the design of the CGI program in this paper is divided into two parts: C language codes and the HTML language codes. The process can be divided into:
(1) Use HTML language to program web pages and its internal form, and specify the CGI applications for calling and the methods for submitting data.
(2) Use C language to program CGI program. The role of CGI has the following three aspects: receive the data from the WEB server; decode the received data, and call corresponding applications; encode the processed data, and sent to the WEB server.
Conclusion
The design of embedded web module based on SOPC is present in this paper. Nios II soft-core processor is used to build the hardware platform on the basis of SOPC Builder. And the improved real-time kernel UC/OS-II and LWIP protocol stack are be transported by Nios II IDE. The web pages will be generated dynamically and can be interactive with the web module by using CGI technology. It works well in the hardware platform for the design. And what's more, users can add more functions to the system by use of SOPC technology. This design is also flexible and has a certain economic value.
